FLATS: Filling Logic and Testing Spatially for FPGA Authentication and Tamper Detection

share

Conference Paper

authors

publication date

May 2019

publisher

IEEE Organization

webpage

http://dx.doi.org/10.1109/hst.2019.8741025

published in

2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST) Journal
2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST) Proceedings

Digital Object Identifier (DOI)

https://doi.org/10.1109/hst.2019.8741025

start page

81

end page

90